CY2SSTV855 buffer/driver equivalent, differential clock buffer/driver.
* Phase-locked loop (PLL) clock distribution for Double Data Rate Synchronous DRAM applications
* 1:5 differential outputs
* External feedback pins (FBINT, FB.
* 1:5 differential outputs
* External feedback pins (FBINT, FBINC) are used to
synchronize the outputs to the cl.
Image gallery
Download